

What is claimed is:

1. A semiconductor device comprising:
  - a semiconductor substrate;
  - a first wiring formed above said semiconductor substrate
  - 5 with a first insulating film interposed therebetween;
  - an MIM capacitor formed above said first insulating film;
  - a second insulating film formed to cover said MIM capacitor;
  - a second wiring formed on said second insulating film;
  - 10 and
  - a guard ring buried in said second insulating film to surround said MIM capacitor.
2. The semiconductor device according to claim 1, wherein
  - 15 said second wiring is connected to said first wiring via a hole formed in said second insulating film.
3. The semiconductor device according to claim 2, wherein
  - 20 said guard ring is a metal ring formed of the same material as said second wiring, said metal ring being buried in said second insulating film so as to penetrate through said second insulating film.
4. The semiconductor device according to claim 3, wherein
  - 25 said metal ring is in an electrically floating state.
5. The semiconductor device according to claim 3, wherein
  - said second wiring and metal ring are formed of copper layers with barrier metals formed thereunder.
6. The semiconductor device according to claim 1, wherein
  - 30 the relative dielectric constant of said second insulating film is equal to 3.5 or less.
7. The semiconductor device according to claim 6, wherein
  - 35 said second insulating film is a fluorine containing

silicon oxide film.

8. The semiconductor device according to claim 6,  
wherein

said second insulating film is a carbon containing  
5 silicon oxide film.

9. The semiconductor device according to claim 6,  
wherein

said second insulating film is a porous silicon oxide  
film.

10. The semiconductor device according to claim 1,  
wherein

said guard ring is so disposed as to cut a seam generated  
in said second insulating film around said MIM capacitor.

11. The semiconductor device according to claim 1,  
15 wherein

a width of said guard ring is in a range of 0.1 to 1  $\mu$ m.

12. The semiconductor device according to claim 1,  
further comprising:

a block insulating film formed between said first and  
20 second insulating film to cover said first wiring.

13. The semiconductor device according to claim 1  
further comprising:

contact plugs formed of the same material as said second  
wiring and buried in said second insulating film to be  
25 contacted to bottom and top electrodes of said MIM capacitor;

a third insulating film formed over said second  
insulating film to cover said second wiring; and

a third wiring formed on said third insulating film to  
electrically connect at least one of said first and second  
30 wirings to said MIM capacitor.

14. The semiconductor device according to claim 13,  
wherein

said third wiring is coupled to said MIM capacitor via  
said contact plugs.

35 15. A method of fabricating a semiconductor device  
comprising:

forming a first wiring above a semiconductor substrate with a first insulating film interposed therebetween;

forming an MIM capacitor above said first insulating film;

5        forming a second insulating film to cover said MIM capacitor; and

burying a second wiring in the surface of said second insulating film, and a guard ring in said second insulating film to surround said MIM capacitor.

10        16. The method according to claim 11, wherein said second wiring and guard ring are simultaneously formed by forming via hole, wiring groove continued from said via hole and guard ring groove surrounding said MIM capacitor; and burying wiring material in said via hole, wiring groove and  
15        guard ring groove.

17. The method according to claim 11, further comprising:

forming a third insulating film over said second insulating film to cover said second wiring; and

20        burying a third wiring by a dual damascene process in the surface of said third insulating film to electrically connect at least one of said first and second wirings to said MIM capacitor.

25        18. The method according to claim 15, wherein said second wiring and metal ring are formed of copper layers with barrier metals formed thereunder.

19. The method according to claim 15, wherein the relative dielectric constant of said second insulating film is equal to 3.5 or less.

30        20. The method according to claim 15, wherein said guard ring is so disposed as to cut a seam generated in said second insulating film around said MIM capacitor.